About:

Hello, welcome to my home page. I am an Assistant Professor in the Department of Electronics and Communication Engineering (ECE) at Indian Institute of Information Technology, Guwahati (IIITG). I joined IIITG in July 2018. Prior to that, I was associated with the National Centre for Scientific Research (CNRS) Lab-STICC, UBS University in France as a postdoctoral researcher from October 2017 to July 2018. I did Ph.D. and M.Tech. from Indraprastha Institute of Information Technology Delhi (IIITD) in 2017 and Guru Gobind Singh Indraprastha University, Delhi in 2010 respectively. I also worked as an intern at Freescale Semiconductor, India and as a visiting researcher at STMicroelectronics, India. I was associated with ITS Engineering college and Techno India College of Technology, India as an Assistant Professor in the Department of Electronics and Communication Engineering. My work has been recognized at multiple venues in the form of student travel grant for SOCC 2014, student travel grants for attending VLSID 2017 and VDAT 2016, PhD forum presentations at VDAT 2016, VLSID 2017 and DATE 2017, Research showcase at IIIT Delhi, Research Seminar at CNRS Lab-STICC, Ketchup talk at IIITD. I have been able to publish in premier venues such as IEEE TMSCS, IEEE TSUSC, Elsevier SUSCOM, DATE, NOCS, MWSCAS, ISCAS, ISQED, SOCC, ISVLSI, IGSC, VLSID, IDT, and iNIS. Recently, I received the TCVLSI Best Paper award at IEEE INIS 2017 and was a design contest runner-up for VLSID 2017. I was a Chairperson of IEEE student branch of IIIT-Delhi from July 2014 to August 2016. I also presented the tutorials at VLSID 2017 and VDAT 2016 conferences.

Click here for more information.

Research Interests:


Energy-efficient interconnect architectures for parallel applications: secure and efficient interconnect for high performance computing platforms including designing an evaluation framework, Heterogeneous System Architecture (HSA) and IoT infrastructure for future agriculture.

Teaching:


At IIIG, I am teaching the following courses:

  • Digital Design (UG)
  • Digital Design Lab (UG)

Publications:

Journals
  1. Hemanta Kumar Mondal, Sri Harsha Gade, M S Shamim, Sujay Deb, and Amlan Ganguly, "Interference-Aware Wireless Network-on-Chip Architecture using Directional Antennas," in IEEE Transactions on Multi-Scale Computing Systems (TMSCS), vol. 3, no. 3, pp. 193-205, July-Sept. 2017. ( DOI: 10.1109/TMSCS.2016.2595527)
  2. Hemanta Kumar Mondal, Sri Harsha Gade, Raghav Kishore, and Sujay Deb, "Adaptive Multi-Voltage Scaling with Utilization Prediction for Energy-efficient Wireless NoC,” in IEEE Transactions on Sustainable Computing (TSUSC), vol. 2, no. 4, pp. 382-395, Oct.-Dec. 1 2017. (DOI: 10.1109/TSUSC.2017.2742219)
  3. Hemanta Kumar Mondal, Sri Harsha Gade, Raghav Kishore, and Sujay Deb, "P2NoC: Power- and Performance-aware NoC Architectures for Sustainable Computing," In Sustainable Computing, Informatics and Systems Journal, Elsevier (SUSCOM), Vol. 16. pp. 25-37, September, 2017. ( DOI: https://doi.org/10.1016/j.suscom.2017.08.005)
Conferences
  1. Ihsan El Masri, Hemanta Kumar Mondal, Thierry Le Gouguec, Christian Roland, Pierre-Marie Martin, Rozenn Allanic, Cédric Quendo and Jean-Philippe Diguet, “Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs”, 12th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2018) in conjunction with Embedded Systems Week (ESWEEK) Torino, Italy, October 2018.
  2. Hemanta Kumar Mondal, Rodrigo Cadore Cataldo, Cesar Augusto Missio Marcon, Kevin Martin, Sujay Deb and Jean-Philippe Diguet, “Broadcast Enabled Low Power Wireless Interconnection Networks for Parallel Computing,” 31st IEEE International System-on-Chip Conference (SOCC), Washington, DC USA, 2018.
  3. Sri Harsha Gade, Sidhartha Sankar Rout, Mitali Sinha, Hemanta Kumar Mondal, and Sujay Deb, “A Utilization Aware Robust Channel Access Mechanism for Wireless NoCs,” IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, May 2018.
  4. Sidhartha Sankar Rout, Hemanta Kumar Mondal, Rohan Juneja, Sri Harsha Gade and Sujay Deb, “Dynamic NoC Platform for Varied Application Needs,” 19th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA USA, March 2018.
  5. Shresth Bansal, Hemanta Kumar Mondal, Sri Harsha Gade and Sujay Deb, “Energy Efficient NoC Router for High Throughput Applications in Many-core GPUs,” IEEE International Symposium on Nanoelectronic and Information Systems (iNIS), Indore, India, December 2017. (TCVLSI Best Paper Award)
  6. Shashwat Kaushik, Muni Aggarwal, Hemanta Kumar Mondal, Sri Harsha Gade and Sujay Deb, “Path Loss-aware Adaptive Transmission Power Control Scheme for Energy-efficient Wireless NoC”, IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), Bostan, MA USA, October 2017.
  7. Hemanta Kumar Mondal, Shashwat Kaushik, Sri Harsha Gade, and Sujay Deb, “Energy-efficient Transceiver for Wireless NoC,” 30th International Conference on VLSI Design (VLSID), Hyderabad, January 2017.
  8. Raghav Kishore, Hemanta Kumar Mondal and Sujay Deb, "Energy-efficient Reconfigurable Framework for Evaluating Hybrid NoCs,” 20th International Symposium on VLSI Design and Test (VDAT), IIT Guwahati, India, May 2016.
  9. Hemanta Kumar Mondal, Sri Harsha Gade, Raghav Kishore, and Sujay Deb, “Adaptive multi-voltage scaling in wireless NoC for high performance low power applications,” Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany, pp. 1315-1320, 2016.
  10. Hemanta Kumar Mondal, Sri Harsha Gade, Raghav Kishore, Shashwat Kaushik and Sujay Deb, "Power Efficient Router Architecture for Wireless Network-on-Chip,” 17th International Symposium on Quality Electronic Design (ISQED), Santa Clara, March 2016.
  11. Hemanta Kumar Mondal , Sri Harsha Gade, Raghav Kishore, and Sujay Deb, "Power- and performance-aware fine-grained reconfigurable router architecture for NoC," Green Computing Conference and Sustainable Computing Conference (IGSC), 2015 Sixth International, Las Vegas, NV, pp. 1-6, 2015.
  12. Sri Harsha Gade, Hemanta Kumar Mondal, and Sujay Deb, "A Hardware and Thermal Analysis of DVFS in a Multi-core System with Hybrid WNoC Architecture," 2015 28th International Conference on VLSI Design (VLSID), Bangalore, pp. 117-122, 2015.
  13. Sujay Deb and Hemanta Kumar Mondal , "Wireless network-on-chip: a new era in multi-core chip design," 2014 25nd IEEE International Symposium on Rapid System Prototyping (RSP) in conjunction with ESWeek’14, New Delhi, pp. 59-64, 2014. (Invited paper)
  14. Hemanta Kumar Mondal, and Sujay Deb, "An energy-efficient wireless Network-on-Chip using power-gated transceivers," 2014 27th IEEE International System-on-Chip Conference (SOCC), Las Vegas, pp. 243-248, 2014.
  15. Hemanta Kumar Mondal, Sri Harsha Gade and Sujay Deb, "An Efficient Hardware Implementation of DVFS in Multi-core System with Wireless Network-on-Chip," 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Tampa, FL, pp. 184-189, 2014.
  16. Hemanta Kumar Mondal , and Sujay Deb, "Energy efficient on-chip wireless interconnects with sleepy transceivers," 2013 8th IEEE Design and Test Symposium (IDT), Marrakesh, pp. 1-6, 2013.
  17. Srivastava, R., Mudgil, N., Gupta, G., Hemanta Kumar Mondal , "SoC Time to Market Improvement through Device Driver Reuse: An Industrial Experience." In: IEEE International Symposium on Electronic System Design (ISED), pp. 56-61, 2012.
  18. Debashis Mukherjee, Niti Kumar, Kalyan Singh, Hemanta Kumar Mondal, and B.V.R. Reddy, “Implementation of ARINC 429 16 Channel Transmitter Controller on FPGA”, In Information Technology and Mobile Communication, pp. 245-247, Springer, Berlin, Heidelberg, 2011.
Thesis
  1. Hemanta Kumar Mondal, Power- and Performance-aware On-Chip Interconnection Architectures for Manycore Systems, Thesis submitted towards Doctor of Philosophy (PhD) at IIIT Delhi, August 2017.

Hemanta Kumar Mondal

Assistant Professor (ECE)

PhD (2017) from IIIT-Delhi

Email:

hemanta@iiitg.ac.in

Contact:

8134818600